Shanghai-based UltraRISC Technology has shown UR-CP400, a high-performance RISC-V processor core, at the sixth RISC-V Summit China, held in Shenzhen from October 18 to 20. The company plans to deliver the design to customers in the first quarter of 2027.
UR-CP400 is a processor core IP, not a finished chip. UltraRISC licenses its cores to chip designers, who build them into their own processors, and it also uses its cores in its own CPU products. That means there is no UR-CP400 chip to buy yet, and real-world clock speeds and performance will depend on how licensees implement it.
According to UltraRISC, the core complies with the RVA23 profile, the RISC-V application profile that standardizes the feature set expected by mainstream operating systems and software, and it supports version 1.0 of the RISC-V vector extension. The microarchitecture is out-of-order with 8-wide issue and a 14-stage pipeline.
The company quotes a SPECint_base2006 score above 22 per GHz. That figure comes from an FPGA emulation configuration rather than finished silicon, and UltraRISC showed the FPGA prototype system running at its summit booth. FPGA results are a useful early signal of per-clock performance, but they are not a direct preview of the clock speeds, power draw or memory performance of a production chip.
For comparison, UltraRISC's earlier UR-CP100 core, used in its eight-core UR-DP1000 desktop CPU, is rated by the company at 10.4 per GHz on single-core SPECint2006. If the new figure holds up in silicon, UR-CP400 would more than double per-clock integer performance over that generation.
UltraRISC also says UR-CP400 adds virtualization enhancements for multi-layer cloud environments, is designed to support server CPU platforms, and includes hardware optimizations aimed at agentic AI workloads. The company did not detail what those AI-specific changes are.
Chief technology officer Jiang Jiang presented the UR series and the latest UR-CP400 architecture work at the summit's data center and high-performance computing forum. Alongside the new core, UltraRISC showed system solutions built on UR-DP1000, including edge AI, multi-node cluster and virtualization setups.
UR-CP400 joins a busy week for high-end RISC-V designs in China, with several companies using the summit to show server-class and automotive cores. All performance figures are company claims and have not been independently tested.
SEE ALSO: SpacemiT Pairs V100 RISC-V Server CPU With Three Servers · DAMO Academy's XuanTie E908A Automotive RISC-V CPU IP